Abstract-The paper presents the first-(integer) and fractional-order case studies of a novel pseudo-differential (P-D) voltage-mode all-pass filter (APF) employing a single differential voltage current conveyor (DVCC), one resistor, and a single grounded capacitor. The proposed filter brings significant reduction of complexity in comparison to available fullydifferential or P-D filter topologies. Moreover, it was also shown that fractional-order capacitor can be used for gain response compensation of the proposed APF. The theoretical results of 0.8 th and 1 st -order APF were verified by Cadence IC6 Spectre simulations using new structure of DVCC via TSMC 0.18 µm CMOS process parameters supplied with ±0.9 V voltages.
INTRODUCTION
Fully-differential (F-D) first-(integer)-order all-pass filters (APFs) employing current conveyors (CCs) are advantageous in signal processing due to high performance benefits of CCs such as high accuracy, wide bandwidth, and exceptionally high slew rates combined with low-voltage and low-power implementations [1] . Particularly, APFs provide phase shifting while keeping the amplitude of input signal constant over the frequency range of interest, whereas F-D filters are attractive for industrial and wireless applications because of their high common mode rejection ratios for rejecting external interference [2]  [5] . In this regard, voltage-mode (VM) circuit topologies [6]  [8] worth to mention. However, common disadvantage of each solution is the use of excessive number of passive components mainly in floating form. This drawback can be overcome by so-called pseudo-differential (P-D) filter design technique [9]  [11] . Note that the resulting filter still features with differential input and output voltages. However, do not feature a F-D inner structure as it is the case of truedifferential circuits. On the other hand, the inner structure of the circuit remains single-ended and less complex. Our brief literature survey showed that the available P-D first-order APFs in open literature [12]  [14] do not employ canonic number of active and passive components, i.e. singe device and one capacitor and resistor. Therefore, this paper aims (i) to introduce the least complex P-D first-order VM APF in canonic form, which is composed of one differential voltage current conveyor (DVCC), one resistor, and a grounded capacitor and (ii) presents both integer-and fractional-order (FO) case studies of the proposed filter. Cadence IC6 Spectre simulation results are included to prove the presented theory and the workability of the proposed filter.
II. CIRCUIT DESCRIPTION

A. Differential Voltage Current Conveyor (DVCC)
The DVCC, which circuit symbol is depicted in Fig. 1 (a) , is a four-terminal device [15] with one low-impedance current input X, two high-impedance voltage inputs Y 1,2 and a highimpedance current output Z. Using a standard notation and taking into account main parasitics of DVCC given in Fig. 1(b) , it can be described by the following hybrid matrix:
where Z X = R X is a non-zero parasitic intrinsic input impedance at X terminal and Y k = sC k + 1/R k for k = {Y 1 , Y 2 , Z} are parasitic admittances appear between the corresponding highimpedance input or output terminals of DVCC, respectively, and ground. In (1), parameters (s) and  j (s) for j = {1, 2} 
B. First-(Integer)-Order VM APF Design
The proposed new P-D first-(integer)-order VM APF using single DVCC, one resistor, and a single capacitor is shown in Fig. 2(a) . Unity-gain voltage buffers (VBs) are used to prevent the loading effect. Considering an ideal DVCC, routine circuit analysis yields the following voltage transfer function (TF) in differential mode:
which indicates a TF of first-order APF with non-inverting response and its pass-band gain at  = 0 is +1/2. From (2) For a complete circuit analysis it is important to consider the real behavior of DVCC described in (1) and VBs. Hence, for the proposed P-D first-order VM APF including the relevant parasitics in Fig. 2 (b) it is important to take into account the effects of DC current  o and voltage  oj gains, the non-zero parasitic intrinsic input resistance R X at X terminal, and finite output admittance Y Z = sC Z + 1/R Z at Z terminal of DVCC. On the other hand, parasitic admittances at terminals Y 1 and Y 2 can be neglected due to their connection to input voltage sources. Note that R X is connected in series with external resistor R and the parasitic capacitance C Z appears in parallel with external capacitor C. Hence, in further analysis the total resistance and capacitance at nodes ① and ② can be considered respectively as R' = R + R X and C' = C + C Z , while Z Z = R Z . Therefore, the ideal TF in (2) converts to: 
. RC network realization of fractional-order capacitor C [21] .
Subsequently, it can be seen that ω' z and ω' p frequencies differ and can be given as:
Here it is worth noting that the affect of parasitic components and non-idealities of DVCC on (3) and (4) can be significantly minimized by proper selection of external passive components and/or by precise design of the used device.
C. Fractional-(Non-Integer)-Order VM APF Design
Considering the proposed P-D VM APF shown in Fig. 2 (a) employing an ideal DVCC and VBs and assuming replacement of capacitor C of  = 1 by a fractional-order capacitor (FoC) with pseudo-capacitance C  (0 <  <1) of impedance
- [20] , the TF in (2) turns to:
where the magnitude, phase, ω z, and ω p, frequencies are evaluated by replacement of s
[cos(/2) + jsin(/2)] and C  can be emulated via Foster II RC network shown in Fig. 3 . The resulted design parameters of P-D VM APF in fractional domain are given in Table I . Now, applying an identical non-ideal study on the proposed P-D VM APF, i.e. in Fig. 2(b) considering effects of DC gains and R' = R + R X , the ideal FO TF in (5) converts to:
It is important to note that the finite output admittance Y Z appearing between the node ② and ground has an integer-order character and must be assumed as sC Z + 1/R Z due to difference in capacitances of C  and C Z from their nature (see [22] ).
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III. SIMULATION RESULTS
To verify the theoretical analysis, firstly the behavior of the newly designed CMOS implementation of DVCC shown in Fig. 4 has been verified by simulations in Cadence IC6 Spectre analog design environment. Particularly, the internal structure of the DVCC, which is under fabrication in EUROPRACTICE IC Service, consists of two sub-blocks. The input stage is formed by differential difference amplifier (DDA) with internal feedback loop [23] , which provides the input voltage difference operation V X = V Y1 -V Y2 . The core of the second stage is realized by class AB non-inverting positive-type secondgeneration current conveyor (CCII+) [24] . DC power supply voltages equal to +V DD = -V SS = 0.9 V were used in design and transistors were modeled by the TSMC 0.18 µm CMOS process parameters available in EUROPRACTICE IC Service design kit. The achieved quiescent total power dissipation of the proposed device is 2. 
A. Small-Signal Parameters of DVCC
One of the main source of non-idealities and the most important small-signal parameter of the designed DVCC is non-zero parasitic intrinsic input resistance R X at X terminal. Its value showed large dispersion in corner analysis (24 to 44) , while the effects in Monte Carlo and temperature analyses (25 to 50 °C) are insignificant and its value remains very close to nominal one (31 to 34 ). Comparison of smallsignal parameters obtained by Monte Carlo (default setting), corner (FF, SS, FS, and SF), and temperature variation analyses are summarized in Table I 400 mV and results yield maximal DC matching input offset approx. 18 mV. Figure 5 also shows the result of DC transfer response for X → Z when sweeping an input current to X terminal in range ±500 A, while Y 1,2 terminals were grounded. The obtained maximal DC current offset is approx. ±25 A.
C. AC Analysis of DVCC
Corner effects are significant for AC behavior of designed DVCC due to direct effect on absolute values of compensation RC networks in CMOS implementation (Fig. 4) . .
D. Verification of Integer-Order All-Pass Filter
The proposed pseudo-differential voltage-mode first-order all-pass filter shown in Fig. 2 was simulated in Cadence IC6 Spectre using designed DVCC shown in Fig. 4 and its input circuitry was used as VB (V X = V Y1 , while V Y2 was grounded). Passive element values were selected as R = 1 k, C = 100 pF, which resulted in a 90° phase shift at pole frequency f p = 3.18 MHz. The ideal and simulated phase and gain responses are shown in Fig. 7 (a) and (b). The obtained f p_sim is 2.81 MHz. Note that the difference between simulation and theoretical values is due to non-idealities of the DVCC. Time-domain simulation results are shown in Fig. 7 (c) in which a sine-wave input of 100 mV amplitude and frequency of f p_sim was applied to the filter. The total harmonic distortion (THD) was found as 0.13%. The 90° phase shift in the output against the input at f p_sim is illustrated by the Lissajous pattern shown in Fig. 7(d) . Figure 8 shows the frequency spectrum of the output waveform with applying Hanning window. Computed Cadence IC6 Spectre simulation results are in good agreement with theory.
E. Verification of Fractional-Order All-Pass Filter
MAPLE plot given in Fig. 9 shows the effect of FoC order in range  = {0.1 to 1} on magnitude (see Table I Table III . Simulated phase and gain responses vs. frequency of the filter are compared with integer-order one in Fig. 7 . As it can be observed, the deviation in gain of integer-order APF caused by real behavior of DVCC was compensated, while the phase shift @ f p_sim remained close to 90°. Similarly, comparison of time-domain simulations and frequency spectrum are given in Fig. 8 . Considering same setup above (section III.D.), obtained THD value of the output waveform yields 0.14 %. 
IV. CONCLUSION
The paper presented a novel structure of a pseudodifferential voltage-mode first-order all-pass filter employing an external resistor connected to low-impedance terminal of the designed high-performance CMOS DVCC and one grounded capacitor. Cadence IC6 Spectre simulation results confirmed the feasibility of the proposed filter. In addition, it was shown that a fractional-order capacitor can be used for gain response compensation of an all-pass filter. In the future work the introduced new application area of fractional-order capacitors will be further investigated.
